ver: 0.1 apr 02, 2013 tel: 886-3-5788833 http://www.gmt.com.tw 1 G5212 global mixed-mode technology wide input range synchronous buck dcdc voltage mode pwm controller features ? 10v to 28v wide input voltage range ? 0.8v internal reference ? fixed 400khz switching frequency ? internal soft start function ? high dc gain ? voltage mode pwm controller ? fast transient response ? 0 to 80% duty cycle ? over current protection ? under voltage protection ? over temperature protection ? compact package tsot-23-8 ? rohs compliant and halogen free applications ? set-top box power supplies ? pc subsystem power supplies ? cable modems, dsl modems ? dsp and core communication processor power supplies ? memory power supplies ? personal computer peripherals ? industrial power supplies ? low voltage distributed power supplies general description the G5212 is a wide input range and fixed-frequency pwm controller with integrated mosfet drivers for single power rail synchronous single-phase buck con- verter. G5212 utilizes voltage-mode control with inter- nal compensation and an internal 0.8v reference volt- age to implement the converter design. the switching frequency is fixed at 400khz to reduce the external passive component size and make the board compact. the G5212 provides under voltage protection, current limit, over current protection and over temperature protection. for the over current protection function, the low-side mosfet r ds(on) is used to sense the induc- tor current. ordering information order number marking temp. range package (green) G5212y51u 5212x -40 c to +85 c tsot-23-8 note:y5:tsot-23-8 1: bonding code u: tape & reel pin configuration typical application circuit ugate gnd 8 6 5 1 2 3 4 vcc lgate fb tsot-23-8 G5212 7 vin boot phase vin fb vcc gnd phase lgate ugate boot G5212 1 7 8 5 4 3 6 2 v out c boot c5 c2 q2 q1 c out r3 c3 r1 r2 v in c in c4 c1 d l ugate gnd 8 6 5 1 2 3 4 vcc lgate fb tsot-23-8 G5212 7 vin boot phase vin fb vcc gnd phase lgate ugate boot G5212 1 7 8 5 4 3 6 2 v out c boot c5 c2 q2 q1 c out r3 c3 r1 r2 v in c in c4 c1 d l
|
